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Introduction {#sec001}
============

Among the various renewable energy sources (RESs), photovoltaics (PVs) are the most promising environmental friendly and fastest growing clean and renewable energy source \[[@pone.0164856.ref001],[@pone.0164856.ref002]\]. The RESs are connected to the utility network or microgrid (MG) by an interface converter. An MG is a local grid composed of distributed generators (DGs), energy storage systems and loads and can operate in both grid-connected \[[@pone.0164856.ref003]\] and island modes \[[@pone.0164856.ref004]\]. Power quality problems are a specific concern with MGs because distortion harmonic sources can represent a high proportion of the total loads or nonlinear loads (NLLs) in small-scale systems \[[@pone.0164856.ref005]\]. The main limitation associated with MGs occurs when exchanging the current from the grid to the MG \[[@pone.0164856.ref006]--[@pone.0164856.ref008]\]; this exchange is considered a source of harmonic distortion in a grid-connected inverter (GCI) \[[@pone.0164856.ref009]\]. To improve the power quality in MGs, several approaches have been proposed \[[@pone.0164856.ref010]\]. Installing passive filters (PFs) in the appropriate locations, preferably close to the harmonic generator, can lead to trapping of the harmonic currents near the source and can reduce their distribution throughout the other parts of the system \[[@pone.0164856.ref011]\]. Active power filters (APFs) have been proven as a flexible solution for compensating the harmonic distortion caused by various NLLs in power distribution systems \[[@pone.0164856.ref012]\]. Hybrid compensation (HC) has the advantages of both passive and active power filters for the improvement of power quality problems \[[@pone.0164856.ref013]\]. Traditionally, the GCIs used in MGs connected to the main grid have behaved as current sources \[[@pone.0164856.ref014]\]. The GCI controller should be able to correct an unbalanced system and cancel the main harmonics to meet the waveform quality requirements of the local loads and MGs \[[@pone.0164856.ref009]\]. The primary goal of a power-electronic interface inverter is to control the power injection \[[@pone.0164856.ref015]\]. However, compensation for power quality problems, such as current harmonics, can be achieved through appropriate control strategies. Consequently, the control of DGs must be improved to meet the requirements when connected to the grid \[[@pone.0164856.ref016]\].

In the literature \[[@pone.0164856.ref009],[@pone.0164856.ref017]--[@pone.0164856.ref024]\], several methods have been presented to control the DGs in terms of a current harmonic compensator. The methods in \[[@pone.0164856.ref017]\] and \[[@pone.0164856.ref009]\] were proposed to compensate for current harmonics in grid-connected MGs. The current controller proposed in \[[@pone.0164856.ref017]\] uses the synchronous reference frame (SRF) and is composed of a proportional--integral (PI) controller and a repetitive controller (RC). The other study \[[@pone.0164856.ref009]\] proposed a cascaded current and voltage control strategy for the interface converter in MGs. M. Hamzeh et al. \[[@pone.0164856.ref019]\] proposed a control strategy that includes a harmonic impedance controller and a multi-proportional resonant controller. Additionally, one researcher presented a control method for a multi-bus MV MG under unbalanced and nonlinear load conditions \[[@pone.0164856.ref024]\]. Several controllers, namely, PI controllers implemented in the *dq* frame as well (also constituting an SRF), a resonant controller, a PI controller implemented in the *abc* frame, and a dead-beat (DB) predictive controller, were proposed in \[[@pone.0164856.ref023]\]. In 2013 Savaghebi et al. published a paper in which they proposed methods to compensate for the voltage unbalance at the RER terminal; the power quality at the point of common coupling (PCC) is usually the main concern due to sensitive loads that may be connected \[[@pone.0164856.ref025]\]. Mohamed Abbes et al. \[[@pone.0164856.ref026]\] proposed a control strategy for a three-level, neutral point clamped (NPC) voltage source converter. Two current controllers were designed to achieve grid current control.

Unfortunately, traditional APFs have several drawbacks, including higher cost, larger size, higher power switch count, and complex control algorithms and interface circuits to compensate for unbalanced and nonlinear loads.

Due to the aforementioned issues, this study presents a new inverter control method for harmonic compensation. The proposed control strategy consists of an SRF method, which is proposed to control power injection to the grid, provide harmonic current compensation and correct the unbalanced system. The focus of the present paper is the reduction of total harmonic distortion (THD) in the current flowing between the PCC and MG. Furthermore, simulation studies are presented, discussed and analysed. The main proposed control methods are as follows:

-   voltage and current controllers;

-   active and reactive power controllers;

-   harmonic current compensation;

-   current unbalance compensation.

This paper is organized as follows. The proposed control scheme for the DG GCI is discussed in Section II. In this section, details of the entire control structure, including the active and reactive power control unit and harmonic current compensation unit, are explained. Simulation results with three case studies are presented in Section III. Finally, conclusions are presented in Section IV.

The proposed control method {#sec002}
---------------------------

To enhance grid and MG current quality, an advanced current control method for the GCI is presented. The proposed method contains two units: the active and reactive power control unit and the harmonic current compensation unit. [Fig 1](#pone.0164856.g001){ref-type="fig"} presents a schematic block diagram of the proposed control strategy for the GCI. This block diagram is applicable for main and remaining harmonic compensation, reactive power supply for distortion sources and system unbalance correction.

![Block diagram of the GCI's proposed control method.](pone.0164856.g001){#pone.0164856.g001}

Active and reactive power control unit {#sec003}
--------------------------------------

In the grid-connected power control mode, essentially all the available power that can be achieved from the microturbine (MT) \[[@pone.0164856.ref027]\], fuel cell (FC) \[[@pone.0164856.ref028]\] and PV is delivered to the grid \[[@pone.0164856.ref029]\]. Furthermore, compensation of the reactive power is possible. A block diagram of the control arrangement for the grid-connected control mode is shown in [Fig 2](#pone.0164856.g002){ref-type="fig"}.

![Block diagram of the control active and reactive powers.](pone.0164856.g002){#pone.0164856.g002}

Certain controllers, namely, the PI controllers, are implemented in the *dq* frame (also called the SRF) to adjust the grid currents in the *dq*-synchronous frame. The well-known SRF method can be used for control of the APF and GCI, and it also can be designed as in \[[@pone.0164856.ref030]\]. This method uses a reference frame transformation module, *abc*→*dq*. The *dq* transformation can be used to convert the three phase currents injected by the inverter into three constant DC components defined as the direct, quadrature and zero components: *I*~*d*~, *I*~*q*~ and *I*~*0*~, respectively. In general, three phase voltages and currents are transformed into *dq0* coordinates by the Park transformation, as shown by the matrix \[L\]: $$\begin{bmatrix}
u_{d} \\
u_{q} \\
u_{0} \\
\end{bmatrix} = \left\lbrack L \right\rbrack\begin{bmatrix}
u_{A} \\
u_{B} \\
u_{C} \\
\end{bmatrix}\ and\ \begin{bmatrix}
i_{d} \\
i_{q} \\
i_{0} \\
\end{bmatrix} = \left\lbrack L \right\rbrack\begin{bmatrix}
i_{A} \\
i_{B} \\
i_{C} \\
\end{bmatrix}$$ $$\left\lbrack L \right\rbrack = \sqrt{\frac{2}{3}}\begin{bmatrix}
{\sin\alpha} & {\sin\left( {\alpha - \frac{2\pi}{3}} \right)} & {\sin\left( {\alpha + \frac{2\pi}{3}} \right)} \\
{\cos\alpha} & {\cos\left( {\alpha - \frac{2\pi}{3}} \right)} & {\cos\left( {\alpha + \frac{2\pi}{3}} \right)} \\
\frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \\
\end{bmatrix}$$

The phase angles of the voltage and current signals are set as a reference current, which achieves the SRF while *I*^*\**^~*d*~ *= 0*. [Fig 1](#pone.0164856.g001){ref-type="fig"} shows the current controller of interest \[[@pone.0164856.ref031]\]. The sinusoidal pulse width modulation (SPWM) voltage frame is guaranteed. The voltage reference and design phase-locked loop (PLL) synchronize the inverter with the grid. Thus, *I*^*\**^~*d*~ and *I*^*\**^~*q*~ as the reference currents in the *dq* transform are re-calculated as follows:

The reference currents in the *dq-axis*, *I*^*\**^~*d*~ and *I*^*\**^~*q*~, can be obtained from the following relations: $$P = V_{d}I_{d} + V_{q}I_{q}\overset{V_{q = 0}}{\rightarrow}I_{d}^{*} = \frac{P^{*}}{V_{d}}$$ $$Q = V_{d}I_{q} - V_{q}I_{d}\overset{V_{q = 0}}{\rightarrow}I_{q}^{*} = \frac{Q^{*}}{V_{d}}$$ where *V*~*d*~ and *V*~*q*~ are the grid voltages in the *dq* transform. Furthermore, the inverter is able to deliver *P*^*\**^ and *Q*^*\**^, which are the reference active and reactive power, respectively.

The simplified active and reactive powers are calculated as: $$\begin{array}{l}
{P = V_{d}I_{d}} \\
{Q = V_{d}I_{q}} \\
\end{array}$$ [Eq 5](#pone.0164856.e005){ref-type="disp-formula"} shows that although the system voltage is constant (*V*~*d*~), the currents of *dq* control the active and reactive powers.

The real power injection from the GCI is controlled by the reference signal of *I*^*\**^~*d*~, whereas the reactive power is set to zero (*I*^*\**^~*q*~ *= 0*). The reference current *I*^*\**^~*d*~ is extracted from dynamic analysis of the DC-link capacitor. A constant DC voltage across the capacitor shows that the DG matches the power. The equation is: $$\frac{d}{dt}V_{DC}^{2} = \frac{2}{C}\left( P_{in} - P_{out} \right)$$

The DC-DC converter controls the power input (*P*~*in*~) to the capacitor to generate the maximum DG output power. To keep the inverter output voltage constant, the inverter controls the capacitor output power (*P*~*out*~). The reference current is extracted from the difference between *P*~*in*~ and *P*~*out*~ using the PI controller.

![](pone.0164856.e007.jpg){#pone.0164856.e007g}
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From these parameters, the command voltages *V*^*\**^~*d*~ and *V*^*\**^~*q*~ for the inverter gates SPWM can be acquired using: $$\begin{array}{l}
{V_{d}^{*} = K_{p}\left( I_{d}^{*} - I_{d} \right) + K_{I}{\int{\left( I_{d}^{*} - I_{d} \right)\left. dt - \omega L_{f}I_{q} + V_{d} \right)}}} \\
{V_{q}^{*} = K_{p}\left( I_{q}^{*} - I_{q} \right) + K_{I}{\int{\left( I_{q}^{*} - I_{q} \right)\left. dt - \omega L_{f}I_{d} + V_{q} \right)}}} \\
\end{array}$$

The command voltages are directed to the inverter for PWM. The control strategy applied to the interface converter usually includes two cascaded loops. An external voltage loop controls the DC-link voltage, and a fast internal current loop regulates the grid current. The DC-link voltage in this structure is controlled by the essential output power, which is the reference for the active current controller. Typically, the *dq* control methods are associated with PI controllers because they have satisfactory behaviour when regulating *DC* variables \[[@pone.0164856.ref032]\]. [Eq 9](#pone.0164856.e009){ref-type="disp-formula"} gives the matrix transfer function in *dq* coordinates: $$G_{PI}^{({dq})}\left( s \right) = \begin{bmatrix}
{K_{p} + \frac{K_{i}}{s}} & 0 \\
0 & {K_{p} + \frac{K_{i}}{s}} \\
\end{bmatrix}$$ where *K*~*p*~ and *K*~*i*~ are the proportional and integral gain of the controller, respectively.

To provide the phase information of the grid voltage, the PLL technique \[[@pone.0164856.ref033]\] can be used, which is required to generate the current reference *i*~*ref*~ and is also used to maintain the GCI synchronism with the grid. To create the three current references, a PLL system has been proposed in which the error of each is directed into the controller, and the corresponding measured current can be compared. Regarding the switches in the GCI, the switching of the output of these controllers is noteworthy. When three PI controllers are used, the modulator is essential for creating the duty cycles for the SPWM pattern. The PLL schematic is illustrated in [Fig 3](#pone.0164856.g003){ref-type="fig"}.

![PLL structure of the three phase.](pone.0164856.g003){#pone.0164856.g003}

In this synchronization structure, *ɷ*~*ff*~ and *ɷ* are the fixed frequency and the estimated grid frequency, respectively. As depicted in [Fig 3](#pone.0164856.g003){ref-type="fig"}, the value of the rated frequency normally consists of a feed-forward *ɷ*~*ff*~ to improve the dynamics of the phase estimation *ɵ*, which is obtained by integrating *ɷ*.

Harmonic current compensation control unit {#sec004}
------------------------------------------

In the control unit for the compensation of harmonic currents, a three-phase stationary rotating frame is converted to a synchronous rotating frame via Park's transformation. This transform for the active and reactive components of the load voltage and current \[[@pone.0164856.ref034]\] is illustrated in (10): $$\begin{bmatrix}
i_{d} \\
i_{q} \\
\end{bmatrix} = \begin{bmatrix}
{\sin\theta} & {\sin\left( {\theta - \frac{2\pi}{3}} \right)} & {\sin\left( {\theta + \frac{2\pi}{3}} \right)} \\
{\cos\theta} & {\cos\left( {\theta - \frac{2\pi}{3}} \right)} & {\cos\left( {\theta + \frac{2\pi}{3}} \right)} \\
\end{bmatrix}$$ $$i_{d} = {\overline{I}}_{{}_{d}} + {\widetilde{I}}_{{}_{d}}$$ $$i_{q} = {\overline{I}}_{{}_{q}} + {\widetilde{I}}_{{}_{q}}$$

The active and reactive components of the current are decomposed into the *dq* components in (11) and (12).

The current source generates the fundamental component of the *d-axis* of the load and the filter DC component associated with the strategy of harmonic compensation.

The steady-state error of the inverter's DC component is eliminated by the PI controller to keep the voltage across the capacitor constant. The error voltage is computed by comparing the DC capacitor voltage with the reference voltage. Moreover, to regulate the capacitor under dynamic conditions and mitigate the steady-state error, the output of the PI controller is modified. The PLL performance has a significant effect on the *dq* transform of the output signal. In a PLL, the rotating reference frame (*ɷt*) is set as a fundamental component. Application of the inverse of Park's transformation is represented in (13) through (15). The *dq* rotating frame is converted back to a three-phase stationery frame: $$i_{sa}^{*} = i_{d}\sin\left( {\omega t} \right) + \cos\left( {\omega t} \right)$$ $$i_{sb}^{*} = i_{d}\sin\left( {\omega t - \frac{2\pi}{3}} \right) + \cos\left( {\omega t - \frac{2\pi}{3}} \right)$$ $$i_{sc}^{*} = i_{d}\sin\left( {\omega t + \frac{2\pi}{3}} \right) + \cos\left( {\omega t + \frac{2\pi}{3}} \right)$$

This theory is only applicable to the three-phase system. Because the harmonic current compensation controller addresses DC quantities, its control unit is entirely stable. However, there is a time delay in filtering the DC quantities due to the instantaneous computation of quantities \[[@pone.0164856.ref035]\]. The extracted reference signal is then used to trigger the gate driver controller, which will allow the inverter to introduce the desired compensation current into the system.

Simulation results {#sec005}
------------------

In a basic MG architecture ([Fig 4](#pone.0164856.g004){ref-type="fig"}), the system is assumed to be radial with several feeders and a collection of NLLs. To demonstrate the effectiveness of the proposed control strategy, the system in [Fig 4](#pone.0164856.g004){ref-type="fig"} was simulated in MATLAB/Simulink.

![Study system configuration with DGs and distorted loads.](pone.0164856.g004){#pone.0164856.g004}

This MG includes three DGs, namely, the PV, MT and FC, which are connected to the grid by the power electronic interface. The proposed control methods are applied to the PV; however, the FC is connected to the grid by the ordinary interface converter without the control strategy. The MT has a frequency of 1,500 Hz, which is similar to a normal generator, but its output voltage has a frequency of 1,500 Hz. Therefore, the effective voltage of the output phase of this 220 V MT has a frequency of 1,500 Hz, but this source cannot be connected to a power system with a frequency of 50 Hz. For this purpose, the input voltage must first be rectified using a diode rectifier, and the maximum output voltage of the rectifier will be 530 V. Then, the level of the output voltage can be raised to 750 V using a boost convertor connected to an inverter transformer. Thereafter, the DC voltage is applied to the interface converter, which is controlled by the SRF controller.

Furthermore, the FC has an output of 50 kW at 625 VDC and is connected to the grid by an ordinary AC/DC convertor. Another side of this system consists of two NLLs, such as the three unbalanced single-phase diode rectifiers and the three-phase diode rectifier, which produced the distorted waveform.

The PFs are distributive and are connected near the unbalanced NLLs and DGs in the system; an APF is connected at the PCC. In operation, the PF is used to compensate for the major harmonics. The APF is located at the upstream position to correct the unbalance of the system and to remove the remaining harmonics.

The parameters of the three-phase power line \[[@pone.0164856.ref013]\], load/DGs and control method parameters can be found in Tables [1](#pone.0164856.t001){ref-type="table"}, [2](#pone.0164856.t002){ref-type="table"} and [3](#pone.0164856.t003){ref-type="table"}, respectively. In this system, the voltage is assumed to be sinusoidal.

10.1371/journal.pone.0164856.t001

###### Power Line Parameters.

![](pone.0164856.t001){#pone.0164856.t001g}

           Z~L1~   Z~L2~   Z~L3~   Z~L4~   Z~L5~   Z~L6~   L~t~    L~s~
  -------- ------- ------- ------- ------- ------- ------- ------- -------
  R (Ω)    0.263   0.524   0.781   0.134   0.280   0.134   \-      \-
  L (mH)   0.631   1.33    1.92    0.312   0.652   0.312   0.165   0.015

10.1371/journal.pone.0164856.t002

###### Load/DG Parameters.

![](pone.0164856.t002){#pone.0164856.t002g}

  Load/DGs               Parameters                     Values
  ---------------------- ------------------------------ ----------------
  MT                     Inverter switching frequency   4 kHz
  Inverter resistance    4 Ω                            
  Inverter capacitance   5 μF                           
  DC-link voltage        545 V                          
  PV                     Inverter switching frequency   4 kHz
  Inverter resistance    0.2 mΩ                         
  Inverter capacitance   5 μF                           
  DC-link voltage        675 V                          
  FC                     Inverter resistance            0.1 mΩ
  Inverter capacitance   0.1 μF                         
  DC-link voltage        625 V                          
  Battery                Inverter resistance            4 Ω
  Inverter capacitance   5 μF                           
  DC-link voltage        750 V                          
  Rating of NLL 1        RL                             30 kW, 10 kVAr
  Rating of NLL 2        Resistor                       0.3 Ω

10.1371/journal.pone.0164856.t003

###### Control Parameters.

![](pone.0164856.t003){#pone.0164856.t003g}

  Controller                              Parameter value
  --------------------------------------- -----------------
  *V~DC~ (V)*                             688
  Proportional gain (*K~p~*)              0.4
  Integral gain (*K~i~*)                  10
  Fundamental frequency (*H~z~*)          50
  *V~abc~* (*V*) and *V~abc\ DG~* (*V*)   220
  *I~abc~ (A)*                            210
  *I~injected~ (A)*                       47

In the simulation, three case studies are taken into account. The configurations of the three case studies are illustrated in [Fig 5](#pone.0164856.g005){ref-type="fig"}.

Case study I: Without any compensation devices.

Case study II: With an APF and distributed PFs.

Case study III: Without any compensation devices, such as APF and PFs, and with only the proposed control method on the PV.

![Schematics of a system and an MG: (a) without any compensation devices; (b) with active and passive filters; (c) using just the proposed control method on the PV.](pone.0164856.g005){#pone.0164856.g005}

[Fig 5](#pone.0164856.g005){ref-type="fig"} shows the three studied system configurations. [Fig 5(A)](#pone.0164856.g005){ref-type="fig"} consist of DG units and NLLs connected to the grid without any compensation devices. As shown in [Fig 5(B)](#pone.0164856.g005){ref-type="fig"}, each PF is connected near the DGs and NLLs and designed to eliminate main harmonics and supply reactive power to the MG.

Case study I {#sec006}
------------

The currents of DGs and NLLs, equipped without any compensation devices and the proposed control strategy, are shown in [Fig 6](#pone.0164856.g006){ref-type="fig"}. The GCI and NLLs make the system current nonlinear and unbalanced and also require the injection of harmonic currents into the MG and grid. The waveforms of the three-phase output currents and the distortion currents of the DGs under NLL conditions are depicted in [Fig 6(A)](#pone.0164856.g006){ref-type="fig"}. All output currents of the DGs and NLLs have an effect on the system currents and produce a distortion waveform with 13.5% THD. The output currents of three DGs are highly distorted with sharp spikes. [Fig 6(B)](#pone.0164856.g006){ref-type="fig"} shows the PV array output current. The PV is connected to the MG through a GCI, which produces the distorted waveforms with 11.04% THD. Furthermore, the MT and FC are connected to the system through power electronic converters. Normally, the GCI discussed in the paper is considered as a harmonic current source; in this case, the parallel compensation system is the best choice. Thus, the DGs and NLLs may be considered to be current sources in terms of harmonic distortion. [Fig 6(E) and 6(F)](#pone.0164856.g006){ref-type="fig"} illustrate the NLL current waveform and the associated harmonic spectra.

![System DG unit currents and NLL current waveforms with THD without any compensation: (a) system currents; (b) PV currents; (c) MT currents; (d) FC currents; (e) NLL 1 currents; (f) NLL 2 currents.](pone.0164856.g006){#pone.0164856.g006}

Case study II {#sec007}
-------------

This case study consists of an APF and a distributed PF. Each PF is connected to DGs and NLLs and is designed to eliminate the main harmonics and supply reactive power for NLLs, while the APF is responsible for the correction of the system unbalance and the removal of the remaining harmonics. [Fig 7](#pone.0164856.g007){ref-type="fig"} shows the *dq* current control block diagram of the APF.

![Block diagram of the control system for the APF.](pone.0164856.g007){#pone.0164856.g007}

A system waveform using active and passive filter compensation is shown in [Fig 8](#pone.0164856.g008){ref-type="fig"}. An active filter is connected to the system; the system harmonics and unbalanced current are compensated. [Fig 8(A)](#pone.0164856.g008){ref-type="fig"} provides the results obtained from the simulation after the connection of dedicated compensation devices that can reduce the THD in the system from 13.5% to 2.02%. Comparing the waveforms in Figs [6(B)--6(F)](#pone.0164856.g006){ref-type="fig"} and [8(B)--8(F)](#pone.0164856.g008){ref-type="fig"}, the effects of the PFs and APF can be clearly identified.

![System DG unit current waveforms with THD after compensation with active and passive filters: (a) system currents; (b) PV currents, (c) MT currents; (d) FC currents; (e) NLL 1 currents; (f) NLL 2 currents.](pone.0164856.g008){#pone.0164856.g008}

After the active filter is connected, the source current becomes balanced and sinusoidal. Without any compensation, the system current THD is 13.56%; after compensation, the THD is reduced to 2.02%.

Case study III {#sec008}
--------------

This case study indicates improved power quality with the absence of compensation devices in the MG. The main contribution of this study is the harmonic current compensation between the PCC and the MG. The compensated system currents are explained in this subsection. The proposed control method can be applied to the GCI of the PV. [Fig 9](#pone.0164856.g009){ref-type="fig"} shows a block diagram of the power electronic interface configuration for the MT, FC and PV with installation of the proposed control method.

![Block diagram of the power electronic interface configuration.](pone.0164856.g009){#pone.0164856.g009}

Before the GCI with proposed control method is switched in, the system current contains harmonics and is unbalanced. The proposed control method is effective in correcting the distortion. [Fig 10(A) and 10(B)](#pone.0164856.g010){ref-type="fig"} show the effective compensation values of the harmonic current for the system and PV, respectively. This case study shows that the proposed control method can compensate for the current system (PCC) and DGs in the absence of power compensation devices and an APF. The output currents of phase 'a' in the PV and their harmonic spectra, without the harmonic compensation loop, are depicted in [Fig 6](#pone.0164856.g006){ref-type="fig"}. The output currents of phase 'a' in the PV are distorted because of the connection of the three-phase NLL. Both negative and zero sequence harmonics, consisting of the 3rd, 5th, 7th, 9th, 11th and 13th harmonics, can cause power quality problems in the grid-connected MG. The output current quality for PV can be improved using the proposed harmonic compensator loop that consists of six modules, tuned at the 3rd, 5th, 7th, 9th, 11th and 13th harmonic frequencies. For performance comparison, the output current of phase 'a' in the DGs and their harmonic spectra, with the proposed harmonic controller, are shown in [Fig 10](#pone.0164856.g010){ref-type="fig"}. When comparing the output current waveforms in phase 'a', it is notable that by employing the proposed control method, the 3rd, 5th, 7th, 9th, 11th and 13th harmonics in the current are substantially suppressed.

![System and DG unit current waveforms with THD without any compensation devices except for the proposed control method on the PV: (a) system currents; (b) PV currents.](pone.0164856.g010){#pone.0164856.g010}

When all of the loads and DGs are connected, the THD in the system without any compensation is 13.5% ([Fig 6(A))](#pone.0164856.g006){ref-type="fig"}. As shown in [Fig 10(A)](#pone.0164856.g010){ref-type="fig"}, the THD is reduced to 1.69% at the PCC with the proposed control method. The simulation results of [Fig 10(A) and 10(B)](#pone.0164856.g010){ref-type="fig"} show the performance of the proposed control method for compensating the distorted waveform of [Fig 6(A) and 6(B)](#pone.0164856.g006){ref-type="fig"}. The effects of the proposed control method can be clearly observed by comparing the bold values in [Table 4](#pone.0164856.t004){ref-type="table"} (between case study I and case study III). Thus, this approach is verified to be capable of meeting IEEE 519--1992 recommended harmonic standard limits. The currents and the THD value of the system in all case studies are given in [Table 4](#pone.0164856.t004){ref-type="table"}. Full names corresponding to nomenclature are shown in [S1 File](#pone.0164856.s001){ref-type="supplementary-material"}.

10.1371/journal.pone.0164856.t004

###### Current and THD results.

![](pone.0164856.t004){#pone.0164856.t004g}

  Identifier   Case Study I   Case Study II   Case Study III                   
  ------------ -------------- --------------- ---------------- ------- ------- ----------
  System       207.6          **13.56**       267              2.02    1175    **1.69**
  PV           123.8          **11.46**       123.8            3.4     339.6   **0.55**
  MT           28.52          48.72           48.5             11.46   758.6   48.72
  FC           17.51          30.87           31.66            16.68   70.64   12.40
  NLL 1        28             6.26            28               5.31    19.8    6.40
  NLL 2        127            19.25           127              18.02   87.01   19.44

Conclusions {#sec009}
===========

This study proposes a new control strategy for harmonic current compensation for DG interface converters in an MG. The proposed control method consists of the SRF control method. When nonlinear, unbalanced loads and DGs are connected to the grid, the proposed strategy significantly and simultaneously improves the THD of the interface converter for DGs and the grid current.

In the proposed method, the harmonic currents of the NLLs and DGs in the MG and at the PCC are completely compensated. The proposed control is responsible for controlling the active and reactive power injection to the grid; it is also responsible for compensating for the harmonic currents due to the unbalanced load. The presented simulation results show that the PCC harmonic currents due to unbalanced loads, NLLs and DGs are compensated to the desired value. This strategy can be used for single-phase and three-phase systems. The simulation results verify the feasibility and effectiveness of the newly designed control method for a grid-connected converter in an MG.

Supporting information {#sec010}
======================
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